


FIG. 1



THE SPECIFIC ON-RESISTANCE OF A VERTICAL DMOS TRANSISTOR WITH THE DOPANT DISTRIBUTION OF FIG. 1

FIG. 2




FIG. 3






FIG. 4

STEP

7. HIGH TEMPERATURE DIFFUSION
8. ETCH OXIDE AT TRENCH BOTTOM

**FIG. 5(c)**STEP

9. REPEAT THE TRENCH ETCH STEP, THE OXIDE GROWTH STEP, THE DOPANT INTRODUCTION STEP, THE DRIVE-IN STEP, AND THE OXIDE ETCH STEP AS MANY TIMES AS REQUIRED
10. PERFORM THE OXIDE GROWTH STEP, THE DOPANT INTRODUCTION STEP, THE DRIVE-IN STEP, AND THE OXIDE ETCH STEP FOR THE LAST FLOATING ISLAND LAYER

**FIG. 5(d)**

STEP

11. REMOVE THE OXIDE FROM THE TRENCH BOTTOM TRENCH ETCH (THROUGH THE DIFFUSED P-TYPE LAYER)




FIG. 5(e)

STEP

12. FILL THE TRENCH
13. PLANARIZE THE WAFER




FIG. 5(f)